Design Linked Incentive Scheme

1. At a Glance

• DLI Scheme is a MeitY fiscal-support programme under the Semicon India Programme to build a self-reliant chip-design ecosystem (ICs, chipsets, SoCs, IP cores) [1][2].
• Targets the fabless segment, which contributes 30–35% of global semiconductor sales and up to 50% of value addition in chips [1].
• Relevant for UPSC because it sits at the intersection of Atmanirbhar Bharat, electronics value-chain shift, and strategic tech sovereignty.

2. Why in the News

• PIB Backgrounder (04 Jan 2026) flagged scheme progress: 24 chip-design projects sanctioned; 16 tape-outs, 6 ASICs, 10 patents, 1,000+ engineers, >3× private investment leveraged [1].
• Earlier (2025), 23 projects had been sanctioned, indicating active expansion of the pipeline [3].

3. Background & Evolution

• Dec 2021: Union Cabinet approved the Semicon India Programme, outlay ₹76,000 crore, covering fabs, display fabs, compound semis, ATMP and design [4].
• Dec 2021: DLI Scheme notified by MeitY with ₹1,000 crore outlay over 5 years [2].
• Jan 2022: Applications opened; C-DAC designated as Nodal Agency [2].
• 2023–25: futureDESIGN start-ups onboarded; project count scaled to 24 by Jan 2026 [1][5].

4. Core Static Facts

• Nodal Ministry: Ministry of Electronics and IT (MeitY) [1].
• Implementing/Nodal Agency: C-DAC (Centre for Development of Advanced Computing), a scientific society under MeitY [2].
• Parent Programme: Semicon India Programme (outlay ₹76,000 cr) [2].
• DLI Outlay: ₹1,000 crore; Tenure: 5 years [2].
• Beneficiaries: Domestic companies, startups, MSMEs in semiconductor design [2].

• Three Components: 1. Chip Design Infrastructure Support — access to EDA tools, IP cores, design platforms via C-DAC [2]. 2. Product DLI — reimbursement up to 50% of eligible expenditure, ceiling ₹15 crore per application [2]. 3. Deployment Linked Incentive — 6% to 4% of net sales turnover over 5 years, ceiling ₹30 crore per application [2].

• Coverage: ICs, Chipsets, SoCs, Systems & IP Cores, semiconductor-linked designs [2].

5. Multi-Dimensional Analysis

Economic

• Chip design contributes 20–50% of BOM cost of a chip; capturing it onshore reduces import dependence [1].
• >3× private investment leveraged on government incentive — high crowding-in efficiency [1].

Scientific / Technological

• 16 tape-outs and 6 ASICs demonstrate movement from RTL design to silicon realisation [1].
• Strategic verticals covered: drone detection, satellite communications, microprocessors, IoT SoCs, video surveillance, energy metering [1].

Geopolitical / Strategic

• Reduces exposure to Taiwan/US/China concentration in design IP; aligns with Quad semiconductor supply-chain initiatives [1].
• Defence/space dual-use chips (satcom, drone) reinforce strategic autonomy [1].

Administrative

• Single-window through C-DAC simplifies sanction; fabless-MSME focus addresses capital scarcity at design stage [2].
• Continuous applications model (rolling window) [2].

6. Recent Developments (last 12-18 months)

• 2025: 23 chip-design projects sanctioned under DLI [3].
• 04 Jan 2026 (PIB): Updated tally — 24 projects, 16 tape-outs, 6 ASICs, 10 patents, 1,000+ engineers engaged [1].

7. Prelims Hooks

• DLI Scheme launched by MeitY in December 2021 [2].
• DLI outlay = ₹1,000 crore (NOT ₹76,000 crore — that is parent Semicon India) [2].
• Nodal implementing agency = C-DAC, not MeitY directly [2].
• Product DLI ceiling = ₹15 crore/application; Deployment DLI ceiling = ₹30 crore/application [2].
• Deployment incentive rate = 6%→4% of net sales over 5 years [2].
• Product DLI reimburses up to 50% of eligible expenditure [2].
• Scheme tenure = 5 years [2].
• Fabless segment share of global semi sales = 30–35% [1].
• Chip design value addition share = up to 50% [1].
• As of Jan 2026: 24 projects, 16 tape-outs, 6 ASICs, 10 patents [1].
• Strategic sectors include drone detection, satellite communications, IoT SoCs, energy metering [1].
• DLI sits under the Semicon India Programme (₹76,000 cr Cabinet approval, Dec 2021) [4].

8. Mains Relevance

• GS-III — Indian Economy (Industrial Policy); Science & Technology (indigenisation of frontier tech); Internal Security (supply-chain resilience).
• Syllabus heading: "Effects of liberalisation on the economy, changes in industrial policy"; "Achievements of Indians in S&T; indigenisation of technology".
• Probable stems:
• "Design, not fabrication, is where semiconductor value is captured. Examine how India's DLI Scheme positions it in the global chip value chain."
• "Discuss the architecture of the Semicon India Programme and evaluate the role of fabless incentives in achieving strategic autonomy."

9. Related Topics to Study Next

• Semicon India Programme — parent scheme (fab, display, ATMP) [4].
• India Semiconductor Mission (ISM) — implementing body for fab incentives.
• PLI Schemes (Electronics, IT Hardware) — complementary downstream pull.
• C-DAC — its broader R&D mandate beyond DLI.
• Quad Semiconductor Supply Chain Initiative — geopolitical context.
• National Policy on Electronics 2019 — overarching ESDM policy.
• Compound Semiconductors / ATMP units — Tata-Micron projects.
• Make in India / Atmanirbhar Bharat — overarching framework.

10. Common Errors / Trap Areas

• Confusing DLI (₹1,000 cr) with Semicon India (₹76,000 cr) outlay.
• Attributing implementation to MeitY/ISM directly; nodal agency is C-DAC [2].
• Conflating DLI (design) with PLI (production) — different schemes, different ministries' typical PLIs.
• Assuming DLI covers fabrication; it covers design + deployment, not wafer fab.
• Mixing up ceilings: Product = ₹15 cr, Deployment = ₹30 cr [2].